

## Thermal limits for AlGaIn/GaN heterojunction transistors on diamond substrates

© I.V. Pashkovskaya, A.B. Pashkovskii, E.V. Tereshkin

JSC „RPC „Istok“ named after Shokin“, Fryazino, Moscow oblast, Russia  
E-mail: solidstate10@mail.ru

Received October 29, 2025

Revised December 29, 2025

Accepted February 4, 2026

An analysis of the influence of buffer layer thickness and composition on the thermal properties of AlGaIn/GaN heterojunction transistors on diamond substrates was conducted. It was shown that, despite the significantly higher thermal conductivity of diamond substrates, the need to use thicker buffer layers than on silicon carbide substrates, in particular an AlGaIn layer of approximately one micron thickness, can lead to virtually the same active region overheating temperatures while significantly reducing the average transistor temperature.

**Keywords:** GaN field-effect transistor, channel temperature, diamond substrate.

DOI: 10.61011/TPL.2026.05.63296.20548

A rapid progress has been achieved in recent years in the area of development of field-effect transistors based on gallium nitride heterostructures [1–5]. One of the key advantages of AlGaIn/GaN-heterostructure consists in its compatibility with SiC growth substrates, which have a very high thermal conductivity for a semiconductor material (estimated at 350–490 W/(m · K) at a temperature of 300 K depending on SiC polytype). The only physical constraint precluding one from exploiting the full potential of these substrates is the relatively low thermal conductivity of gallium nitride thin layers — around 110–150 W/(m · K) [6,7]. Even though there is data available that confirms it may be much higher: 220–260 W/(m · K) [8,9]. That way even at relatively small thickness of GaN layer equal to 0.5 μm, the maximum temperature in the transistor channel increases noticeably (by 40–50 %) even without transition resistances (Kapitza resistances) at hetero-interfaces or simply sharp boundaries of different materials. Despite perfect thermal conductivity of SiC growth substrates, they are expensive, and their wide practical application is complicated by certain technological difficulties in processing. It is presumed that these problems may be avoided, and heat removal from the transistor active region may be improved significantly by transfer of AlGaIn/GaN-heterostructures to growth substrates of diamond [10,11], and this area is being developed actively in recent years, even though no meaningful progress has been achieved in the instrument performance. It is also presumed that initially a heterostructure transferred onto a diamond will be grown on silicon growth substrates and have all specific features of a buffer. In its turn, heterostructures with superb electrophysical characteristics having a thin GaN-buffer may be grown on a SiC growth substrate. Moreover, in paper [12] GaN/AlN-heterostructure was in fact grown with a negligibly small buffer thickness. At the same time, when AlGaIn/GaN-heterostructures are grown on silicon growth substrates, the buffer usually has to

be made with a thickness of around 2 μm, using at the same time the AlGaIn layers with a knowingly lower thermal conductivity [7], even though there is data on using very thin buffer layers as well [13]. The purpose of this paper is to theoretically assess the impact of buffer structural features at thermal properties of AlGaIn/GaN-transistors.

The estimates were made for an idealized (without electrodes and grounding holes) planar structure of the transistor, the active region of which contains eight sources of heat and is located away from the side facets of the crystal at 200 μm, which corresponds to the standard topology of a powerful transistor in the centimeter range of wavelengths with eight gates. For convenience of assessments, the temperature at the lower facet of the crystal was set equal to zero. In this case the temperature produced in the calculations matched the transistor superheating. According to the calculations [14], the main contribution to the heating of both homo- and heterostructure field-effect transistors is made by a narrow region between a gate and a drain of the instrument, where the intensity of heat release exceeds by an order of magnitude the intensity of heat release in other regions of the transistor. For heterostructure AlGaIn/GaN-instruments the dimensions of this area of heatrelease are approximately 0.1–0.25 μm.

The size of the region of maximum heat release and its position between the gate and the drain may depend on the mode of instrument operation and features of the transistor structure. Besides, in the area of heatrelease as such the distribution of thermal sources is highly inhomogeneous. At the same time, the neglect of the substantial difference in the dimensions of the maximum heat release region from the source–drain distance may result in minor errors in definition of the critical modes of operation of the instrument (see, for example, [11]). A separate and a very important issue is the impact of transient heat resistances at

the thermal properties. This issue is discussed in the detailed paper [15], however, its author neglected the accounting for the actual dimensions of the heat release region.

In this paper solving the stationary equation of thermal conductivity led to the following values of the heat release region (heat source) in 3D calculations: height  $h = 0.05 \mu\text{m}$ , length  $l = 0.20 \mu\text{m}$ , and width  $W$  corresponded to the width of the single gate of the transistor. Besides, the heat sources were located directly above the crystal surface at the distance corresponding to the distance between the single gates in the transistor (structure period). The dependence of the thermal conductivity coefficient on temperature was not taken into account.

The specific capacity of the heat sources in the calculations was specified as equal to  $Q_0 = 5 \text{ W/mm}$ , which in case of a GaN-instrument operating with the efficiency of  $\eta = 50\%$ , corresponds to its output microwave capacity of  $P_{out} = 5 \text{ W/mm}$ .

Temperatures corresponding to other modes of operation of the transistor ( $\eta$ ,  $P_{out}$ ), in virtue of the linearity of the thermal conductivity equation and with account of the adopted approximations may be produced from the values  $T$  given in this paper using expression  $T_\eta = TP_{out}(100\% - \eta)/(\eta Q_0)$ .


Thus, for example, for a transistor operating with efficiency of 33%, at the output capacity of  $P_{out} = 5 \text{ W/mm}$  the superheating temperature will double.

Fig. 1 shows the dependences of the maximum temperature in the active region (channel) of the studied transistor with the standard width of a single gate  $W = 150 \mu\text{m}$  for a powerful instrument of centimeter wavelength range for an AlGaIn/GaN-heterostructure on different growth substrates depending on the thickness of the ideal GaN-buffer with thermal conductivity of  $\lambda_{\text{GaN}} = 140 \text{ W/(m}\cdot\text{K)}$ . The cases with different values of the transient heat resistance between the buffer and the growth substrate have also been considered.

It should be noted that areas of curves with sharp changes of the superheating temperature correspond to small (less than  $0.5 \mu\text{m}$ ) buffer thicknesses.

Let us analyze the produced dependences for the case of absence of the transient heat resistance between the buffer and the growth substrate. As it should have been expected, maximum superheating of the instrument on the silicon growth substrate ( $\lambda_{\text{Si}} = 150 \text{ W/(m}\cdot\text{K)}$ ) did not depend on the buffer thickness. For the instrument on the SiC-growth substrate ( $\lambda_{\text{SiC}} = 490 \text{ W/(m}\cdot\text{K)}$ ) as the thickness of the buffer increases from  $0.1$  to  $3 \mu\text{m}$ , superheating temperature increases by 60%. For a transistor on a diamond growth substrate with the maximum possible, and rather overstated thermal conductivity for a polydiamond  $\lambda_{\text{C}} = 2000 \text{ W/(m}\cdot\text{K)}$  the superheating temperature with the increase in the thickness of a GaN-buffer from  $0.1$  to  $3 \mu\text{m}$  rises by more than 2.5 times.

The picture changes noticeably, when a transient heat resistance appears between the growth substrate and the



**Figure 1.** Dependence of maximum superheating temperature in the channel (channel superheating) on thickness of GaN-buffer in transistors on different growth substrates. 1 — diamond, thermal conductivity  $\lambda_{\text{C}} = 2000 \text{ W/(m}\cdot\text{K)}$ , 2 — silicon carbide, thermal conductivity  $\lambda_{\text{SiC}} = 490 \text{ W/(m}\cdot\text{K)}$ , 3 — silicon, thermal conductivity  $\lambda_{\text{Si}} = 150 \text{ W/(m}\cdot\text{K)}$ . Solid lines — transient heat resistance between the buffer and the growth substrate is unavailable ( $R_t = 0$ ), dashed lines —  $R_t = 2 \cdot 10^{-9} \text{ K/W}$ , dashed-dotted lines —  $R_t = 10^{-8} \text{ K/W}$ . Thickness of the diamond and carbide-silicon growth substrates is  $100 \mu\text{m}$ , of silicon one —  $50 \mu\text{m}$ . The width of the transistor gate is  $150 \mu\text{m}$ , the distance between the gates is  $30 \mu\text{m}$ .


buffer. Even at the values of  $R_t = 2 \cdot 10^{-9} \text{ K/W}$ , which corresponds to the transient layer at the buffer–substrate interface with thickness of 2 nm and thermal conductivity of  $\lambda = 1 \text{ W/(m}\cdot\text{K)}$ , from Fig. 1 you can see how the superheating temperature increases significantly at small thicknesses of the GaN-buffer. If in case of thin buffer layers in the calculations not accounting for the transient resistance the advantage of the instrument on the diamond growth substrate in the superheating was more than 100%, then at even low heat resistance at the buffer–growth substrate interface it makes less than 70%, and the increase of the transient heat resistance to the value of  $R_t = 10^{-8} \text{ K/W}$  results in the fact that the maximum superheating temperature increases by less than 40% when changing from the diamond growth substrate to the carbide-silicon one. Effectively, this simplest calculation already poses a question on the prospects of the papers on transfer of nitride-gallium heterostructures onto diamond growth substrates.

Transistors on silicon growth substrates are often made on structures with a thick complex buffer containing AlGaIn layers with low thermal conductivity [16]. In virtue of the absence of precise data, let us adopt thermal conductivity of AlGaIn layer to be equal to  $14 \text{ W/(m}\cdot\text{K)}$  for further calculations, which is exactly 10 times lower than in GaN. In this case, even if the reflection of phonons from sharp interfaces is not taken into account, assuming the layers as such are ideal, the maximum


temperature in the channel of the transistor on the diamond growth substrate, the composite buffer of which contains GaN and AlGaIn layers with thicknesses of 1.5 and 0.5  $\mu\text{m}$  accordingly, becomes practically the same as the temperature in the channel of the instrument on the carbide-silicon growth substrate with a homogeneous GaN-buffer, and if there are interface heat resistances, even slightly higher (Fig. 2). Besides, the average temperature of such transistor on the diamond growth substrate will be noticeably lower than the average temperature of the instrument on the SiC growth substrate (Fig. 2).

From Fig. 2 it follows that the transistor on the diamond growth substrate has one undeniable real advantage vs. the instrument on the carbide-silicon growth substrate: when the distance decreases between the gate pins, the maximum temperature therein hardly varies (the effect of distributions in Fig. 2), which, possibly, will make it possible to create more compact high-frequency powerful instruments.

Periodically, especially for demonstration of heat removal efficiency, a thermal imager is used in transistors on diamond growth substrates [11,16]. However, the region analyzed by the thermal imager has the size of several micrometers [11], which, generally speaking, is more than not only the specific dimensions of the heat release region, but often than the transistor source–drain distance. This may result in the fact that (especially if you take into account the fact that the metal pins get into the area of the thermal imager spot) when the thermal imager analysis is applied, the maximum temperature in the transistor on



**Figure 2.** Distribution of superheating temperature in the transistor channel (near the surface of the heterostructure) in the central cross section. 1 — diamond growth substrate and GaN-buffer with thickness of 0.5  $\mu\text{m}$ , transient heat resistance is unavailable, 2 — diamond growth substrate, GaN-buffer with thickness of 1.5  $\mu\text{m}$  and AlGaIn layer with thickness of 0.5  $\mu\text{m}$  framed by two layers with thickness of 0.01  $\mu\text{m}$  each with heat resistance of  $R_i = 10^{-8}$  K/W each, 3 — carbide-silicon growth substrate, GaN-buffer with the thickness of 1.0  $\mu\text{m}$  and a layer with heat resistance of  $R_i = 10^{-8}$  K/W. The width of the transistor gate is 150  $\mu\text{m}$ , the distance between the gates is 30  $\mu\text{m}$ .



**Figure 3.** Dependence of maximum superheating temperature in the channel (channel superheating temperature) on thermal conductivity of growth substrate with thickness of 100  $\mu\text{m}$ . Curves 1–6 are explained in the table.

the diamond growth substrate (and in fact the temperature averaged by the analysis region size) will be noticeably lower than in the instrument on SiC-growthsubstrate. In fact in the area with the dimensions of the order of micrometer fractions, the maximum temperature that defines degradation in the transistor on the diamond growth substrate may be higher than in the instrument on SiC-substrate, or practically the same. It should also be taken into account that in any analysis of the channel temperature using measurements on the transistor surface, the results will be distorted by the protective coatings on the surface of the instrument.

The above assessments were made for an idealized poly-diamond with somewhat overstated thermal conductivity compared to the real one, however, it hardly impacts the results, since both for the thick composite buffer and for the thin GaN-buffer the growth of the thermal conductivity of the growth substrate starting from certain values (approximately 750–1000 W/(m·K)) hardly impacts the instrument overheating (see Fig. 3 and the table).

The obtained results make it possible to conclude that when AlGaIn/GaN heterostructure field-effect transistors on diamond growth substrates are made or transferred to such growth substrates, it is necessary to create buffer GaN-layers with thickness of not more than 0.5–1  $\mu\text{m}$  with low (below  $2 \cdot 10^{-9}$  K/W) transient buffer–growth substrate resistance. Otherwise, these transistors will not have substantial advantages in thermal characteristics compared to the instruments on the silicon carbide growth substrates. It should be noted that if such breakthrough technology is developed, it should be for certain reasons inapplicable to the instruments on carbide-silicon growth substrates, or the issue of feasibility of transferring to the diamond growth substrates remains open.

Explanation to the curves shown in Fig. 3 (width of the transistor gate  $150\ \mu\text{m}$ , distance between gates  $30\ \mu\text{m}$ )

Number of curve	Thickness of GaN layer, $\mu\text{m}$	Thickness of AlGaIn layer, $\mu\text{m}$	Transient heat resistance, K/W
1	0.5	—	—
2	2.0	—	—
3	1.0	—	$10^{-8}$
4	1.75	0.25	—
5	1.5	0.5	—
6	1.5	0.5	$2 \cdot 10^{-8}$

### Conflict of interest

The authors declare that they have no conflict of interest.

### References

- [1] H. Wang, F. Wang, S. Li, T.Y. Huang, A.S. Ahmed, N.S. Mannem, J. Lee, E. Garay, D. Munzer, C. Snyder, S. Lee, H.T. Nguyen, M.E.D. Smith, *Power amplifiers performance survey 2000–present* [Electronic source]. [https://gems.ece.gatech.edu/PA\\_survey.html](https://gems.ece.gatech.edu/PA_survey.html)
- [2] B. Romanczyk, S. Wienecke, M. Guidry, H. Li, E. Ahmadi, X. Zheng, S. Keller, U.K. Mishra, *IEEE Trans. Electron Dev.*, **65** (1), 45 (2018). DOI: 10.1109/TED.2017.2770087
- [3] N. Nidhi, S. Dasgupta, S. Keller, J.S. Speck, U.K. Mishra, *IEEE Electron Dev. Lett.*, **32** (12), 1683 (2011). DOI: 10.1109/LED.2011.2168558
- [4] Y. Tang, K. Shinohara, D. Regan, A. Corrion, D. Brown, J. Wong, A. Schmitz, H. Fung, S. Kim, M. Micovic, *IEEE Electron Dev. Lett.*, **36** (6), 549 (2015). DOI: 10.1109/LED.2015.2421311
- [5] M. Ćwikliński, P. Brückner, S. Leone, S. Krause, C. Friesicke, H. Maßler, R. Quay, O. Ambacher, in *2020 IEEE/MTT-S Int. Microwave Symp. (IMS)* (IEEE, 2020), p. 1117–1120. DOI: 10.1109/IMS30576.2020.9224041
- [6] S. Adaschi, *Properties of semiconductor alloys: group-IV, III–V and II–VI semiconductors* (John Wiley & Sons, 2009).
- [7] W. Liu, A.A. Balandin, *J. Appl. Phys.*, **97**, 073710 (2005). DOI: 10.1063/1.1868876
- [8] N. Killat, M. Montes, J.W. Pomeroy, T. Paskova, K.R. Evans, J. Leach, X. Li, Ü. Özgür, H. Morkoç, K.D. Chabak, A. Crespo, J.K. Gillespie, R. Fitch, M. Kossler, D.E. Walker, M. Trejo, G.D. Via, J.D. Blevins, M. Kuball, *IEEE Electron Dev. Lett.*, **33** (3), 366 (2012). DOI: 10.1109/LED.2011.2179972
- [9] L. Mitterhuber, R. Hammer, T. Dengg, K. Fladischer, J. Spitaler, in *2019 25th Int. Workshop on Thermal Investigations of ICs and Systems (THERMINIC)* (IEEE, 2019), p. 1. DOI: 10.1109/THERMINIC.2019.8923823
- [10] J.C. Mendes, M. Liehr, C. Li, *Materials*, **15** (2), 415 (2022). DOI: 10.3390/ma15020415
- [11] K. Fan, J. Guo, Z. Huang, Y. Xu, Z. Huang, W. Xu, Q. Wang, Q. Lin, X. Li, H. Liu, X. Liu, *Moore More*, **2**, 8 (2025). DOI: 10.1007/s44275-024-00022-z
- [12] J. Lu, J.T. Chen, M. Dahlqvist, R. Kabouche, F. Medjdoub, J. Rosen, O. Kordina, L. Hultman, *Appl. Phys. Lett.*, **115** (22), 221601 (2019). DOI: 10.1063/1.5123374
- [13] S. Rennesson, M. Leroux, M.A. Khalfioui, M. Nemoz, S. Chenot, J. Massies, L. Largeau, E. Dogmus, M. Zegaoui, F. Medjdoub, F. Semond, *Phys. Status Solidi A*, **215** (9), 1700640 (2018). DOI: 10.1002/pssa.201700640
- [14] T. Sadi, R.W. Kelsall, N.J. Pilgrim, *IEEE Trans. Electron Dev.*, **53** (12), 2892 (2006). DOI: 10.1109/TED.2006.885099
- [15] D.I. Babić, *IEEE Trans. Electron Dev.*, **61** (4), 1047 (2014). DOI: 10.1109/TED.2014.2306936
- [16] E.M. Kolobkova, I.S. Ezubchenko, M.L. Zhanaveskin, v sb. *15-ya Mezhdunar. nauch.-prakt. konf. „Mokerovskie chteniyā“* (NIYaU MIFI, M., 2024), s. 129–130 (in Russian).

Translated by M.Verenikina