

Surface Potential Modeling of DG SOI MoS₂ FET (MFET) and Gate Misalignment Effect Analysis Therein

© A.K. Dwivedi, T. Baliyan, S. Tripathi[✉]

Department of Electronics & Communication Engineering, Motilal Nehru National Institute of Technology, Allahabad, Prayagraj-211004, India

[✉] E-mail: shtri@mnnit.ac.in

Received May 12, 2020

Revised September 2, 2020

Accepted for publication March 15, 2021

This paper presents surface potential model for short-channel double-gate (DG) silicon-on-insulator (SOI) MoS₂ field-effect transistors (FET) — DG-MFET. The parabolic approximation technique is utilized to solve the 2D Poisson's equation analytically under appropriate boundary conditions to acquire the expression for surface potential. The channel potential characteristics have been examined as a function of various device parameters such as gate length, gate oxide thickness, gate oxide materials, and channel thickness. The analytical model results and numerical simulation data are observed to be in good matching, which confirms our proposed model for the DG-MFET. Like DG-MOSFETs, DG-MFETs may have issue of concerns inherited due to their structure. One such concern is alignment of top and bottom gate since it has direct impact on the device behavior. Keeping this fact in view, rigorous simulation-based study have been carried out to analyze the gate misalignment effects on device performance parameters like surface potential, threshold voltage, sub-threshold slope, drain-induced barrier lowering, drain current, transconductance, and channel conductance. Both source- and drain-side misalignments have been considered while performing the simulations.

Keywords: DG SOI MoS₂ FET, DG-MFET, misalignment, surface potential.

Full text of the paper will appear in journal SEMICONDUCTORS.