

# Performance characteristics of *p*-channel FinFETs with varied Si-fin extension lengths for source and drain contacts

© Yue-Gie Liaw<sup>1</sup>, Wen-Shiang Liao<sup>2,3,†</sup>, Mu-Chun Wang<sup>4</sup>, Chii-Wen Chen<sup>4</sup>,  
 Deshi Li<sup>2</sup>, Haoshuang Gu<sup>3</sup>, Xuecheng Zou<sup>1</sup>

<sup>1</sup> Department of Electronic Science & Technology, Huazhong University of Science and Technology, Wuhan, P. R. China

<sup>2</sup> Faculty of School of Electronic Information, Wuhan University, Wuhan, P.R. China

<sup>3</sup> Faculty of Physics and Electronic Technology, Hubei University, Wuhan, P.R. China

<sup>4</sup> Department of Electronic Engineering, Ming Hsin University of Science and Technology, Hsinchu, Taiwan

† E-mail: wsliaoumc@yahoo.com.tw, mucwang@must.edu.tw, estxczou@hust.edu.cn

(Received 27.09.2016 r. Received after revision 12.03.2017)

The length of Source/Drain (S/D) extension ( $L_{SDE}$ ) of nano-node *p*-channel FinFETs (*p*FinFETs) on SOI wafer influencing the device performance is exposed, especially in drive current and gate/S/D leakage. In observation, the longer  $L_{SDE}$  *p*FinFET provides a larger series resistance and degrades the drive current ( $I_{DS}$ ), but the isolation capability between the S/D contacts and the gate electrode is increased. The shorter  $L_{SDE}$  plus the shorter channel length demonstrates a higher trans-conductance ( $G_m$ ) contributing to a higher drive current. Moreover, the subthreshold swing (S.S.) at longer channel length and longer  $L_{SDE}$  represents a higher value indicating the higher amount of the interface states which possibly deteriorate the channel mobility causing the lower drive current.

DOI: 10.21883/FTP.2017.12.45190.8421

## 1. Introduction

In the present semiconductor industry exploring high-speed, low-cost, and high-volume capacity in IC products is the development trend. As entering the nano-node process generation, the FinFET structures are one of the impressive stars in the huge competitive devices. In the ON current for the short-channel *n*-channel MOSFETs (*n*MOSFETs), the Source/Drain (S/D) current at the saturation mode  $I_{DS}$  [1] can be demonstrated as:

$$I_{DS} = \frac{W_g}{L_g} \mu_n C_{ox} (V_{GS} - V_T)^2 (1 + \lambda V_{DS}), \quad (1)$$

where  $W_g$  — channel width,  $L_g$  — channel length,  $\mu_n$  — mobility,  $C_{ox}$  — gate capacitance per area,  $V_{GS}$  — gate/source voltage,  $V_T$  — threshold voltage, and  $\lambda$  — channel length modulation factor.

For the FinFET structure, the general difficulties in device performance comprise the silicon fin (Si-fin) formation, gate stack, spacer isolation and Si-fin junction integrity [2–4]. These issues sometimes degrade the development speed. Considering the Si-fin structure, the benefit is to provide the longer channel width and the better gate controllability compared with the 2D MOSFETs, as shown in Fig. 1. The total channel width  $W_g$  is equal to the top side  $W_{fin}$  plus two times of  $H_{fin}$  at the side wall. Basically, the ratio of  $H_{fin}/W_{fin}$  is greater than 8 or more to increase the drive current. However, the spacer integrity between the gate electrode and the contact part is easily suffered. In order to distinguish this concern, we design two Source/Drain extension lengths  $L_{SDE}$  as the gauge to probe this related electrical performance for the *p*-channel FinFETs.

## 2. Brief device fabrication

The SOI wafers [5–7] with 120 nm crystalline silicon (*c*-Si) layer were chosen and integrated with a traditional ULSI sub-65 nm generation logic technology to fabricate





Figure 1. Schematic diagram of a FinFET device formed on the SOI wafer.




**Figure 2.** Schematic diagram of a *p*-channel FinFET observing from the Source/Drain region.

high aspect-ratio finFETs [8–11]. The *p*-channel FinFET devices were fabricated on this kind of SOI wafers. Using the oxidation-and-etch process steps incorporating the oxidation as well as the nitridation film as a hard mask, the top feature size of device on wafer can be controlled to 80–90 nm or less. The final oxidation process was selected to achieve an adequate oxide layer for the subsequent Si-fin hard mask definition to get a desirable Si-fin width such as 11–27 nm. A sacrificial thin oxide was followed to be grown on both sides of the vertical Si-fin sidewall to play as a screen oxide and to reduce the plasma-damaged thin Si-fin outer surface. Subsequently, boron (B) and arsenic (As) ions with a high tilted angle were doped for the threshold-voltage adjustment of *n*-channel and *p*-channel FinFET devices, respectively. After the threshold voltage ( $V_T$ ) implantation, the screening oxide was removed, followed by the growth of a 14 Å (physical thickness) plasma nitrided oxide as the gate dielectric and an undoped *poly*-Si layer as the gate electrode. Subsequently, a high dosage phosphorus (P) was implanted for the NMOS and PMOS *poly*-Si gate area. After the gate spacer formation, both  $n^+$  (As) and  $p^+$  (B) source/drain ion implantations were conducted, followed by a Cobalt (Co) self-aligned silidation (salicidation) process [12] and a successive standard Tungsten (W) contact filling and Copper (Cu) interconnection. Eventually, a passivation layer was deposited, which is followed by the formation of aluminum bonding pads. The optimal aspect ratio for a single FinFET is about 8 at  $H_{fin} = 90$  nm/ $W_{fin} = 17$  nm as the *poly*-Si gate channel length ( $L_g$ ) shrunk to 30 nm. The simple diagram of a FinFET viewed from the Source/Drain region is represented in Fig. 2 [13].

### 3. Results and Discussion


Based on the need to increase the drive current, the high- $k$  gate dielectric in FinFET [14–18] is gradually applied to fit the requirement of HPC IC products. However, the manufacturing cost is very expensive. Here, we just conduct

the geometric change to enhance the drive current with the oxy-nitride gate dielectric. In this study, the tested device structure on the layout are  $W_g/L_g = 0.11/0.5$ , 2 and 10 ( $\mu\text{m}/\mu\text{m}$ ) and the varied S/D extension lengths are 60 and 160 nm, respectively. Through the measurements, the current-voltage characteristics at  $V_{GS} - V_T = -1$  V and the trans-conductance ( $G_m$ ) curves at  $V_{DS} = -0.05$  V are represented in Fig. 3 and 4, respectively. The subthreshold swing (S.S.) performance at  $V_D = -0.05$  V is demonstrated in Fig. 5. Basically, the doping dosage at the S/D extension zone ( $P_{SDE}$ ) is less than the S/D implant ( $P^+$ ) around one tenth, compared with the lightly-doped drain implant ( $P^-$ ) before 110 nm node process (normally,  $P^+/P^- > 10$ ) to reduce the hot-carrier effect (HCE) [19–22]. Owing to this effort, the series resistance in channel is decreased and the ON current is possibly increased. The HCE causing the drain damage is little by little suppressed due




**Figure 3.**  $I_{DS} - V_{DS}$  curves: *a* — original measurement data and *b* — normalized data with the view of the identical channel length of  $L_G = 0.5 \mu\text{m}$  defined by the *poly*-Si gate length.

to the lower supply voltage less than the creation of the required interface state energy ( $\geq 1.3$  eV). The shorter  $L_{SDE}$  provides the lower series resistance contributing to the entire



**Figure 4.**  $G_m$  vs. gate voltage characteristics: *a* — original measurement data and *b* — normalized data with the view of the identical *poly-Si* gate channel length,  $L_G = 0.5 \mu\text{m}$ .



**Figure 5.**  $I_D$  vs.  $V_G$  curves for the various *poly-Si* gate channel lengths at  $V_D = -0.05$  V as  $W_{\text{fin}} = 0.11 \mu\text{m}$ .

channel resistance  $R_T$  including the  $p^+$  resistance at the source region  $R_S$ , S/D ext. implant region  $R_{SDE}$ , channel resistance at the device ON state  $R_{CH}$ ,  $R_{SDE}$  close to the drain zone, and  $p^+$  resistance at the drain region  $R_D$  if the contact resistance is temporarily ignored. According to the references [1,23], we gain the S/D current  $I_{DS}$  at the linear region expressed as

$$I_{DS} = \frac{W_{\text{eff}}}{L_{\text{eff}}} \mu_n C_{\text{ox}} \left( V_{GS} - V_T - \frac{1}{2} V_{DS} \right) V_{DS}, \quad (2)$$

where  $L_{\text{eff}}$  — effective channel length =  $L_g - \Delta L$ ,  $\Delta L$  — channel length reduction,  $W_{\text{eff}}$  — effective channel length =  $W_g - \Delta W$ , and  $\Delta W$  — channel length reduction.

Because we concern the S/D ext. resistance influences the S/D current, this factor must be included in consideration. First of all, the  $W_{\text{eff}}$  is fixed as the same size in all tests. The  $R_T$  value can be represented as

$$\begin{aligned} \frac{V_{DS}}{I_{DS}} &= R_T = R_{CH} + R_D + R_S + 2R_{SDE} \\ &= \frac{L_g - \Delta L}{W_{\text{eff}}} \frac{1}{\mu_n C_{\text{ox}} \left( V_{GS} - V_T - \frac{1}{2} V_{DS} \right)} + R_D + R_S + 2R_{SDE}. \end{aligned} \quad (3)$$

Assuming the S/D series resistance  $R_P = R_S + R_D + 2R_{SDE}$ , the Eq. (3) can be simplified as

$$\begin{aligned} \frac{V_{DS}}{I_{DS}} &= R_{CH} + R_P \\ &= \frac{L_g - \Delta L}{W_{\text{eff}}} \frac{1}{\mu_n C_{\text{ox}} \left( V_{GS} - V_T - \frac{1}{2} V_{DS} \right)} + R_P. \end{aligned} \quad (4)$$

In measurement of *p*-channel FinFETs (*p*FinFETs),  $(V_{GS} - V_T - 1/2V_{DS})$  is changed from  $-0.05$  V to  $-0.15$  V with step  $-0.05$  V as  $V_{DS} = -0.05$  V fixed, as shown in Figs 6 and 7 represented for  $L_{SDE} = 60$  and  $160$  nm, respectively. The channel width was fixed, but the channel lengths were different. The extracted  $R_P$  and  $\Delta L$  values for  $60$  and  $160$  nm  $L_{SDE}$  are represented at Table 1. There are two intercepts in the subsets of Figs 6 and 7. Comparing the first intercept point between  $V_{GS} - V_T = -0.05$  V and  $-0.1$  V and the second one between  $V_{GS} - V_T = -0.05$  V and  $-0.15$  V, we observe that the  $|V_{GS} - V_T|$  increases and the intercept point moves down to the lower due to the possible mechanism of mobility degradation [23]. In Table 1, the  $R_P$  resistance at  $L_{SDE} = 160$  nm is greater than that at  $L_{SDE} = 60$  nm, larger than the ratio of  $R_{SDE,160}$  and  $R_{SDE,60}$  which means the S/D ext. implant in diffusion or non-uniformity effect of surface channel for  $L_{SDE} = 160$  nm is more obvious and increases the  $\Delta L$  value. In the extraction of  $R_{SD}$  and  $R_{SDE}$ , we can't simply assume  $R_{SDE,60}/R_{SDE,160} = 60/160$  to gain the previous both results because the boron diffusion effect after S/D ext. implant must be considered, especially with simulation assistance.

Continuously, when the  $L_{SDE}$  is shortened from  $160$  to  $60$  nm, the drive current ( $I_{DS}$ ) at the same  $W/L$  device is greater than that with the longer one, as



**Table 1.** Extracted  $I_{DS}$  data with original state and normalization: *a* —  $V_{GS} - V_T = -1$  V and  $V_{DS} = -1$  V; *b* —  $V_{GS} - V_T = -1$  V and  $V_{DS} = -2$  V

(a)						
	0.5_S/DE = 60	2_S/DE = 60	10_S/DE = 60	0.5_S/DE = 160	2_S/DE = 160	10_S/DE = 160
Original data	19.8	4.7	1.27	15.3	5.37	1.38
Normalization	19.8	18.8	25.4	15.3	21.5	27.5
(b)						
	0.5_S/DE = 60	2_S/DE = 60	10_S/DE = 60	0.5_S/DE = 160	2_S/DE = 160	10_S/DE = 160
Original data	23.8	6.41	1.30	20.0	5.61	1.40
Normalization	23.8	25.6	26.1	20.0	22.4	27.9


**Table 2.** Summarization of  $R_P$  and  $\Delta L$  at the first intercept point between  $V_{GS} - V_T = -0.05$  V and  $-0.1$  V and the second one between  $V_{GS} - V_T = -0.05$  V and  $-0.15$  V

(a)						
	0.5_S/DE = 60	2_S/DE = 60	10_S/DE = 60	0.5_S/DE = 160	2_S/DE = 160	10_S/DE = 160
Original data	19.8	4.7	1.27	15.3	5.37	1.38
Normalization	19.8	18.8	25.4	15.3	21.5	27.5
(b)						
	0.5_S/DE = 60	2_S/DE = 60	10_S/DE = 60	0.5_S/DE = 160	2_S/DE = 160	10_S/DE = 160
Original data	23.8	6.41	1.30	20.0	5.61	1.40
Normalization	23.8	25.6	26.1	20.0	22.4	27.9

shown in Fig. 3, *a*, no matter what the  $W/L$  is in this tested comparison. However, if the tested devices are normalized with the identical channel length as shown in Fig. 3, *b*, the highest current at  $V_D = -2$  V entering the saturation mode is located at the  $W/L = 0.11/10$  ( $\mu\text{m}/\mu\text{m}$ )


**Figure 6.** Determination of  $R_P$  series resistance and  $\Delta L$  in *p*FinFETs as  $V_{DS} = -0.05$  V fixed and  $L_{SDE} = 60$  nm, but  $(V_{GS} - V_T)$  varies. The intercept points in subset are demonstrated.

**Figure 7.** S/D  $R_P$  and  $\Delta L$  in *p*FinFETs as  $V_{DS} = -0.05$  V fixed and  $L_{SDE} = 160$  nm. The subset illustrates the intercept phenomenon.

with  $L_{SDE} = 160$  nm, as shown in Table 2. Using the normalization methodology, the drain current at channel length  $L_G = 0.5$   $\mu\text{m}$  is the main index and the others aimed at that are multiplied by 4 or 20 times, respectively. Due to the suppressed contribution of  $R_{SDE}$  in normalization, the



**Figure 8.** Gate leakage for the tested pFinFETs as  $V_D = V_S = \text{GND}$ .

device for  $W/L = 0.11/10$  ( $\mu\text{m}/\mu\text{m}$ ) with  $L_{\text{SDE}} = 160$  nm is slightly higher than that for  $W/L = 0.11/05$  ( $\mu\text{m}/\mu\text{m}$ ) with  $L_{\text{SDE}} = 60$  nm. Generally, the shorter  $L_{\text{SDE}}$  provides compact choice in IC design, but the leakage at G/D or G/S terminals is slightly increased, as shown in Fig. 8. Thus, the compromise between IC area density and device leakage increasing the OFF current must be handled deliberately.

For the trans-conductance variables related to the channel mobility, the maximum  $G_m$  for the original extracted data is at the  $W/L = 0.11/0.5$  ( $\mu\text{m}/\mu\text{m}$ ) with  $L_{\text{SDE}} = 60$  nm, as shown in Fig. 4, a. Nevertheless, if we do the same normalization metrology following the drain current-like, the maximum  $G_m$  is changed to the  $W/L = 0.11/10$  ( $\mu\text{m}/\mu\text{m}$ ) with  $L_{\text{SDE}} = 60$  nm, as shown in Fig. 4, b. The subthreshold swing (SS) value, as shown in Table 3, exhibits the maximum value located at  $W/L = 0.11/10$  ( $\mu\text{m}/\mu\text{m}$ ) with  $L_{\text{SDE}} = 160$  nm.

**Table 3.** The measured subthreshold swing (mV/decade) values of the tested pFinFETs with varied  $L/L_{\text{SDE}}$  ( $\mu\text{m}/\text{nm}$ ) and  $W = 0.11$  ( $\mu\text{m}$ ) fixed

$L/L_{\text{SDE}}$ ( $\mu\text{m}/\text{nm}$ )	0.5/60	2/60	10/60	0.5/160	2/160	10/160
SS (mV/dec)	66.1	62.1	61.9	70.9	71.7	75.7

### 4. Conclusions

In this work, the longer  $L_{\text{SDE}}$  provides the better isolation between the S/D contact and the gate electrode. But the drive current will be suffered due to higher series S/D ext. resistance. In extraction of  $R_{\text{SD}}$  and  $R_{\text{SDE}}$ , the assumption can't be simplified with  $R_{\text{SDE}160}/R_{\text{SDE}60} = 160/60$  due the

boron diffusion effect after the S/D ext. implant. For the shorter  $L_{\text{SDE}}$ , the device performance in ON current is better than that with the longer one. However, the OFF current in isolation capability for longer LSDE is more impressive than the shorter one. Of course, if the etch process can't be controlled well, these benefits will be discounted. Through this analysis, the S/D extension length contributing to the FinFET device performance [24–26] can be sensed well. This helpful information in FinFET fabrication offers the manufacturing team in decision of chosen OFF or ON current in the need of different HPC IC products.

### References

- [1] B.G. Streetman, S.K. Banerjee. *Solid State Electronic Devices*, 7th edn ( Prentice Hall Press, New Jersey, USA, 2015).
- [2] S.Y. Wu, C.Y. Lin et al. *IEEE/IEDM*, 224 (2013).
- [3] C.T. Malheiro, A.S.N. Pereira et al. *IEEE/ ICCDCS*, 1 (2012).
- [4] W.S. Liao, Y.G. Liaw et al. *IEEE/ Electron Dev. Lett.*, **29** (7), 788 (2008).
- [5] S. Cristoloveanu. *Sol. St. Electron.*, **45** (8), 1403 (2001).
- [6] F. Heitzmann, O. Debickia et al. *Sol. St. Electron.*, **125**, 14 (2016).
- [7] S. Wei, G. Zhang et al. *Jpn. J. Appl. Phys.*, **55**, 104201 (2016).
- [8] W.S. Hwang, B.J. Cho et al. *J. Vac. Sci. Techn. B: Microelectronics and Nanometer Structures*, **24** (6), 2689 (2006).
- [9] W.S. Liao, M.C. Wang et al. *Appl. Phys. Lett.*, **65** (17), 2229 (2011).
- [10] C.L. Lin, P.H. Hsiao et al. *IEEE Trans. Electron. Dev.*, **60** (11), 3639 (2013).
- [11] Y.B. Liao, M.H. Chiang et al. *IEEE Trans. Electron. Dev.*, **61** (4), 963 (2014).
- [12] N. Breil, C. Lavoie et al. *Microelectron Engin.*, **137**, 79 (2015).
- [13] Y.G. Liaw, W.S. Liao et al. *Sol. St. Electron.*, **126**, 46 (2016).
- [14] S.J. Rhee, J.C. Lee. *Microelectron. Reliab.*, **45** (7–8), 1051 (2005).
- [15] R.I. Hegde, D.H. Triyoso et al. *J. Appl. Phys.*, **101** (7), 074113 (2007).
- [16] T. Chiarella, L. Witters et al. *IEEE ESSCIRC*, 84 (2009).
- [17] R. Parihar, V. Narendar et al. *IEEE ICDCCom.*, 1 (2014).
- [18] P.H. Su, Y. Li. *IEEE Trans. Semicond. Manufact.*, **29** (3), 209 (2016).
- [19] T. Horiuchi, H. Mikoshiba et al. *IEEE Electron Dev. Lett.*, **7** (6), 337 (1986).
- [20] K.L. Chen, S. Saller et al. *IEEE Trans. Electron Dev.*, **33** (3), 424 (1986).
- [21] I. Polishchuk, Y.C. Yeo et al. *IEEE IRPS*, 425 (2001).
- [22] A. Acovic, G. La Rosa et al. *Microelectronics Reliab.*, **36** (7–8), 845 (1996).
- [23] A. Ortiz-Conde, A. Sucre-González et al. *Microelectron. Reliab.*, **69**, 1 (2017).
- [24] O.V. Naumova, M.A. Il'nitskii et al. *Semiconductors*, **41** (1), 103 (2007).
- [25] A.V. de Oliveira, P.G. Der Agopian et al. *Sol. St. Electron.*, **123**, 124 (2016).
- [26] S.S. Rathod, A.K. Saxena et al. *J. Appl. Phys.*, **109** (8), 084504 (2011).

Редактор К.В. Emtsev